


Fig. 1B

0		
1 2		7 8
A (DQ15) (Vss)		(Vcc) (DQ0)
B (DQ14) (VssQ)	<u>160</u>	(VccQ) (DQ1)
C (VccQ) (DQ13)		(DQ2) (VssQ)
D (DQ11) (DQ12)		(DQ3) (DQ4)
Name of the second		
E (DQ10) (VssQ)		(VccQ) (DQ5)
F (VccQ) (DQ9)		(DQ6) (VssQ)
G (NC) (DQ8)		(DQ7) (NC)
H (NC) (Vss)		(Vcc) (DQML)
J (NC) DQMH		(WE#) (CAS#)
K (RP#) (CLK)		(RAS#) (NC)
L (VccP) (CKE)		(NC) (CS#)
M (A11) (A9)		(BA1) (BA0)
N (A8) (A7)		(A0) (A10)
P (A6) (A5)		(A2) (A1)
R (A4) (Vss)		(Vcc) (A3)

Fig. 1C






Fig. 2A





Fig. 2B







Fig. 4








Fig. 6




NOTE: Each READ command may be to either bank. DQM is LOW.

Fig. 7



NOTE: Each READ command may be to either bank. DQM is LOW.

DON'T CARE



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

DON'T CARE

Fig. 9




Fig. 10





Fig. 11



NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data.

DON'T CARE

Fig. 12




Fig. 13




Fig. 14

ADDRESS RANGE

	\$	SUX CO	on Con	in .	
	3	FFF C00	FFH 00H	256K-Word Block 15	├ 210
Bank 3	თთთთთთთთ	800 7FF 400	FFH 00H FFH 00H	256K-Word Block 14	
				256K-Word Block 13	
	3	3FF 000	FFH 00H	256K-Word Block 12	
Bank 2	2 2	FFF C00	FFH 00H	256K-Word Block 11	
	2 BFF 2 800 2 7FF 2 400	FFH 00H	256K-Word Block 10		
		FFH 00H	256K-Word Block 9		
	2 2	3FF 000	FFH 00H	256K-Word Block 8	
Bank 1	1	FFF C00	FFH 00H	256K-Word Block 7	
	1 BFF 1 800 1 7FF 1 400	FFH 00H	256K-Word Block 6		
		FFH 00H	256K-Word Block 5		
	1	3FF 000	FFH 00H	256K-Word Block 4	
Bank 0	0	FFF C00	FFH 00H	256K-Word Block 3	
		FFH 00H	256K-Word Block 2		
		FFH 00H	256K-Word Block 1		
	0	3FF 000	FFH 00H	256K-Word Block 0	220

Word-wide (x16)

Software Lock = Hardware-Lock Sectors
RP# = VHH to unprotect if either the
block protect or device protect bit is set.

Software Lock = Hardware-Lock Sectors
RP# = Vcc to unprotect but must be VHH
if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for detailed information.

Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23





Fig. 24








Fig. 26

0






0

c

0



 \mathcal{H} ig. 29

し




Fig. 30

ت

